Generally used with logic circuitry for either continuous of intermittent operations. This technique with minor modifications may be put in the form of adaptive majority logic or gate connector redundancy.
