This technique is applicable to digital computers with the objective to take care of incorrect logic elements from upsetting both circuits.
